

# CS4270

# 24-Bit, 192-kHz Stereo Audio CODEC

# **D/A Features**


- High Performance
  - 105 dB Dynamic Range
  - -87 dB THD+N
- Selectable Serial Audio Interface Formats
  - Left-Justified up to 24 bits
  - I<sup>2</sup>S up to 24 bits
  - Right-Justified 16, and 24 bits
- Control Output for External Muting
- Digital De-Emphasis
- Popguard<sup>®</sup> Technology
- Multi-bit ΔΣ Conversion
- Digital Volume Control
- Single-Ended Output

# A/D Features

- High Performance
  - 105 dB Dynamic Range
  - -95 dB THD+N
- Multi-bit  $\Delta\Sigma$  Conversion
- ♦ High-Pass Filter to Remove DC Offsets
- Selectable Serial Audio Interface Formats
  - Left-Justified up to 24 bits
  - I<sup>2</sup>S up to 24 bits
- Single-Ended Input

# **System Features**

- Direct Interface with Logic Levels 1.8 V to 5 V
- Internal Digital Loopback
- Stand-Alone or Serial Control Port Functionality
- Single-Ended Analog Architecture
- Supports all Audio Sample Rates from 4 kHz to 216 kHz
- ♦ 3.3- or 5-V Core Supply





# 

# Stand-Alone Mode Feature Set

- System Features
  - Master or Slave Serial Audio Interface
  - Single-, Double-, or Quad-Speed Operation
- ♦ D/A Features
  - Auto-Mute on Static Samples
  - 44.1 kHz 50/15 μs De-emphasis Available
  - Selectable Serial Audio Interface Formats
    - Left-Justified up to 24-bit
    - I<sup>2</sup>S up to 24-bit
- A/D Features
  - High-Pass Filter
  - Selectable Serial Audio Interface Formats
    - Left-Justified up to 24-bit
    - I<sup>2</sup>S up to 24-bit

# Software Mode Feature Set

- System Features
  - Master or Slave Serial Audio Interface
  - Single-, Double-, or Quad-Speed Operation
  - Internal Digital Loopback Available
- D/A Features
  - Selectable Auto-mute
  - 44.1-kHz 50/15 μs De-emphasis Available
  - Configurable Muting Controls
  - Volume Control
  - Selectable Serial Audio Interface Formats
    - Left-Justified up to 24-bit
    - I<sup>2</sup>S up to 24-bit
    - Right-Justified 16, and 24-bit
- ♦ A/D Features
  - Selectable High-Pass Filter or DC Offset Calibration
  - Selectable Serial Audio Interface Formats
    - · Left-Justified up to 24-bit
    - I<sup>2</sup>S up to 24-bit

# **General Description**

The CS4270 is a high-performance, integrated audio CODEC. The CS4270 performs stereo analog-to-digital (A/D) and digital-to-analog (D/A) conversion of up to 24-bit serial values at sample rates up to 216 kHz.

Standard 50/15  $\mu s$  de-emphasis is available for sampling rates of 44.1 kHz for compatibility with digital audio programs mastered using the 50/15  $\mu s$  pre-emphasis technique.

Integrated level translators allow easy interfacing between the CS4270 and other devices operating over a wide range of logic levels.

Independently addressable high-pass filters are available for the right and left channel of the A/D. This allows the A/D to be used in a wide variety of applications where one audio channel and one DC measurement channel is desired.

The CS4270 is available in a 24-pin TSSOP package (-10° to +70° C). The CDB4270 Customer Demonstration board is also available for device evaluation and implementation suggestions. Please refer to "Ordering Information" on page 44 for complete ordering information.

The CS4270's wide dynamic range, negligible distortion, and low noise make it ideal for applications such as DVD recorders, digital televisions, set-top boxes, and effects processors.

# TABLE OF CONTENTS

1. PIN DESCRIPTIONS	4
1.1 Software Mode	4
1.2 Stand-Alone Mode	5
2. DIGITAL I/O PIN CHARACTERISTICS	
3. TYPICAL CONNECTION DIAGRAM	
4. CHARACTERISTICS AND SPECIFICATIONS	
SPECIFIED OPERATING CONDITIONS	
ABSOLUTE MAXIMUM RATINGS	
DAC ANALOG CHARACTERISTICS	
DAC COMBINED INTERPOLATION & ANALOG FILTER RESPONSE	
ADC ANALOG CHARACTERISTICS	
ADC DIGITAL FILTER CHARACTERISTICS	
DC ELECTRICAL CHARACTERISTICS	
SWITCHING CHARACTERISTICS - SERIAL AUDIO INTERFACE	
SWITCHING CHARACTERISTICS - SOFTWARE MODE - I <sup>2</sup> C FORMAT	
SWITCHING CHARACTERISTICS - SOFTWARE MODE - SPI FORMAT	
5.1 Stand-Alone Mode	
5.2 Serial Control Port Mode	
5.3 Popquard Transient Control	
5.4 De-Emphasis Filter (Single-Speed Mode Only)	
5.5 Analog Connections	
5.6 Mute Control	
5.7 Synchronization of Multiple Devices	
5.8 Grounding and Power Supply Decoupling	
6. SOFTWARE MODE	
6.1 Software Mode - I <sup>2</sup> C Control Port	
6.2 Software Mode - SPI Control Port	
7. REGISTER QUICK REFERENCE	31
8. REGISTER DESCRIPTION	32
8.1 Device ID - Address 01h	
8.2 Power Control - Address 02h	
8.3 Mode Control - Address 03h	
8.4 ADC and DAC Control - Address 04h	
8.5 Transition Control - Address 05h	
8.6 Mute Control - Address 06h	
8.7 DAC Channel A Volume Control - Address 07h	
8.8 DAC Channel B Volume Control - Address 08h	
9. FILTER PLOTS	
10. PARAMETER DEFINITIONS	
11. PACKAGE DIMENSIONS THERMAL CHARACTERISTICS	
12. ORDERING INFORMATION	
12. ORDERING INFORMATION	



# **1. PIN DESCRIPTIONS**

# 1.1 Software Mode

SDIN	1•	24	MUTEB
LRCK	2	23	AOUTB
MCLK	3	22	AOUTA
SCLK	4	21	MUTEA
VD	5	20	AGND
DGND	6	19	VA
SDOUT	7	18	FILT+
VLC	8	17	VQ
SDA/CDOUT	9	16	AINB
SCL/CCLK	10	15	AINA
AD0/CS	11	14	RST
AD1/CDIN	12	13	AD2

Pin Name	#	Pin Description
SDIN	1	Serial Audio Data Input (Input) - Input for two's complement serial audio data.
LRCK	2	<b>Left Right Clock</b> ( <i>Input/Output</i> ) - Determines which channel, left or right, is currently active on the serial audio data line. The frequency of the left/right clock must be at the audio sample rate, Fs.
MCLK	3	Master Clock (Input) - Clock for the delta-sigma modulator and the digital filters.
SCLK	4	Serial Bit Clock (Input/Output) - Serial bit clock for the serial audio interface.
VD	5	Digital Power (Input) - Positive power for the digital section.
DGND	6	Digital Ground (Input) - Ground reference for the digital section.
SDOUT	7	Serial Audio Data Output (Output) - Output for two's complement serial audio data.
VLC	8	Serial Control Port Power (Input) - Positive power for the Serial Control Port.
SDA/CDOUT	9	Serial Control Data ( <i>Input/Output</i> ) - SDA is a data I/O line in I <sup>2</sup> C Mode. CDOUT is the output data line for the Serial Control Port in SPI format.
SCL/CCLK	10	<b>Serial Control Port Clock</b> ( <i>Input</i> ) - SCL is the serial input Clock for the Serial Control Port in I <sup>2</sup> C format. CCLK is the serial input Clock for the Serial Control Port in SPI format.
AD0/CS	11	Address Bit 0 (I <sup>2</sup> C)/Serial Control Port Chip Select (SPI) ( <i>Input</i> ) - AD0 is a chip address pin in I <sup>2</sup> C format. CS is the chip select signal for SPI format.
AD1/CDIN	12	Address Bit 1 (I <sup>2</sup> C)/Serial Control Data ( <i>Input</i> ) - AD1 is a chip address pin in I <sup>2</sup> C Mode. CDIN is the input data line for the Serial Control Port in SPI format.
AD2	13	Address Bit 2 (I <sup>2</sup> C) (Input) - AD2 is a chip address pin in I <sup>2</sup> C format.
RST	14	<b>Reset</b> ( <i>Input</i> ) - Input for resetting all internal registers to their default settings and for placing the device in a low-power mode.
AINA AINB	15 16	Analog Audio Input (Input) - Analog inputs to the ADC.
VQ	17	Quiescent Voltage (Output) - Filter connection for the internal quiescent voltage.
FILT+	18	Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.
VA	19	Analog Power (Input) - Positive power for the analog section.
AGND	20	Analog Ground (Input) - Ground reference for the analog section.
MUTEA MUTEB		<b>Mute Control</b> ( <i>Output</i> ) - Mute control signal used to control the state of the optional external analog muting circuitry. See Section 5.6 on page 27.
AOUTA AOUTB	22 23	Analog Audio Output (Output) - Analog outputs from the DAC.



# 1.2 Stand-Alone Mode

SDIN	1•	24 MUTEB
LRCK	2	23 AOUTB
MCLK	3	22 AOUTA
SCLK	4	21 MUTEA
VD	5	20 AGND
DGND	6	19 🔲 VA
SDOUT	7	18 🔲 FILT+
VLC	8	17 🔲 VQ
M1	9	16 AINB
M0	10	15 AINA
I²S/LJ	11	14 🔲 RST
MDIV1	12	13 MDIV2

Pin Name	#	Pin Description
SDIN	1	Serial Audio Data Input (Input) - Input for two's complement serial audio data.
LRCK	2	<b>Left Right Clock</b> ( <i>Input/Output</i> ) - Determines which channel, Left or Right, is currently active on the serialaudio data line. The frequency of the left/right clock must be at the audio sample rate, Fs.
MCLK	3	Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters.
SCLK	4	Serial Bit Clock (Input/Output) - Serial bit clock for the serial audio interface.
VD	5	Digital Power (Input) - Positive power for the digital section.
DGND	6	Digital Ground (Input) - Ground reference for the digital section.
SD <u>O</u> UT (M/S)	7	<b>Serial Audio Data Output</b> ( <i>Output</i> ) - Output for two's complement serial audio data. This pin must be pulled up or down through a $47$ -k $\Omega$ resistor to select Master or Slave Mode.
VLC	8	Serial Control Port Power (Input) - Positive power for the Serial Control Port.
M1 M0	9 10	<b>Mode Selection</b> ( <i>Input</i> ) - Determines the system sampling frequency range of the device.
I²S/LJ	11	Serial Audio Interface Select (Input) - Selects either the Left-Justified or I <sup>2</sup> S format for the Serial Audio Interface.
MDIV1 MDIV2	12 13	MCLK Divide (Input) - Configures the device to divide MCLK by 1, 1.5, 2, or 4.
RST	14	<b>Reset</b> ( <i>Input</i> ) - Input for resetting all internal registers to their default settings and for placing the device in a low-power mode.
AINA AINB	15 16	Analog Input (Input) - Analog inputs to the ADC.
VQ	17	Quiescent Voltage (Output) - Filter connection for the internal quiescent voltage
FILT+	18	Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.
VA	19	Analog Power (Input) - Positive power for the analog section.
AGND	20	Analog Ground (Input) - Ground reference for the analog section.
MUTEA MUTEB	21 24	<b>Mute Control</b> ( <i>Output</i> ) - Mute control signal used to control the state of the optional external analog muting circuitry. See Section 5.6 on page 27.
AOUTA AOUTB	22 23	Analog Audio Output (Output) - Analog outputs for the DAC.



# 2. DIGITAL I/O PIN CHARACTERISTICS

The level for each input is set by its corresponding power supply and should not exceed the maximum ratings.

Power	Pin	Pin Name	I/O	Driver	Receiver
Supply	Number				
Software	Mode				
	9	SDA/CDOUT	Input/Output	1.8 V-5.0 V, Open Drain	1.8 V-5.0 V, with hysteresis
	10	SCL/CCLK	Input	-	1.8 V-5.0 V, with hysteresis
VLC	11	AD0/CS	Input	-	1.8 V-5.0 V
	12	AD1/CDIN	Input	-	1.8 V-5.0 V
	13 AD2 Input -				1.8 V-5.0 V
Stand-Al	one Mode				
	9	M1	Input	-	1.8 V-5.0 V
10 VLC 11		M0	Input	-	1.8 V-5.0 V
		I²S/LJ	Input	-	1.8 V-5.0 V
	12	MDIV1	Input	-	1.8 V-5.0 V
	13	MDIV2	Input	-	1.8 V-5.0 V
All Mode	S				
	1	SDIN	Input	-	3.3 V-5.0 V
	2	LRCK	Input/Output	3.3 V-5.0 V, CMOS	3.3 V-5.0 V
VD	3	MCLK	Input	_	3.3 V-5.0 V
	4	SCLK	Input/Output	3.3 V-5.0 V, CMOS	3.3 V-5.0 V
	7	SDOUT	Output	3.3 V-5.0 V, CMOS	-
	14	RST	Input	-	1.8 V-5.0 V
VA	21	MUTEA	Output	3.3 V-5.0 V, CMOS	-
	24	MUTEB	Output	3.3 V-5.0 V, CMOS	-

Table 1. Digital I/O Pin Power Rails



# 3. TYPICAL CONNECTION DIAGRAM




Figure 1. CS4270 Typical Connection Diagram



# 4. CHARACTERISTICS AND SPECIFICATIONS

# SPECIFIED OPERATING CONDITIONS

AGND = DGND= 0 V; all voltages with respect to ground.

Parameters	Symbol	Min	Nom	Max	Units
DC Power Supplies: Analog	VA	3.14	5.0	5.25	V
Digital	VD	3.14	3.3	5.25	V
Serial Control Port	VLC	1.71	3.3	5.25	V
Ambient Operating Temperature (Power Applied)	T <sub>A</sub>	-40	-	+85	°C

# **ABSOLUTE MAXIMUM RATINGS**

AGND = DGND = 0 V, All voltages with respect to ground.(Note 1)

Parameter		Symbol	Min	Тур	Мах	Units
DC Power Supplies:	Analog Digital Serial Control Port	VD	-0.3 -0.3 -0.3		+6.0 +6.0 +6.0	V V V
Input Current	(Note 2)	l <sub>in</sub>	-10	-	+10	mA
Analog Input Voltage		V <sub>IN</sub>	AGND-0.7	-	VA+0.7	V
Digital Input Voltage	Serial Control Port Digital	V <sub>IND-C</sub> V <sub>IND-D</sub>	-0.3 -0.3	-	VLC+0.3 VD+0.3	V V
Ambient Operating Temperature (Power Applied)		T <sub>AC</sub>	-50	-	+95	°C
Storage Temperature		T <sub>stg</sub>	-65	-	+150	°C

**Notes:** 1. Operation beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

2. Any pin except supplies. Transient currents of up to ±100 mA on the analog input pins will not cause SCR latch-up.



# DAC ANALOG CHARACTERISTICS

Test Conditions (unless otherwise specified): VD = VL = 3.3 V, AGND = DGND = 0 V;  $T_A = +25^{\circ}$  C; Full-Scale Output Sine Wave, 997 Hz (Note 3). Decoupling capacitors, filter capacitors, and recommended output filter as shown in Figure 1 on page 7. Fs = 48/96/192 kHz; Synchronous Mode; Test load  $R_L = 3 \text{ k}\Omega$ ,  $C_L = 10 \text{ pF}$  (see Figure 2). Measurement Bandwidth 10 Hz to 20 kHz.

			VA = 5 V		VA = 3.3 V					
Para	ameter		Symbol	Min	Тур	Max	Min	Тур	Мах	Unit
Dynamic Range	18 to 24 bit	A-weighted unweighted	DR	99 96	105 102	-	97 94	103 100	-	dB dB
	16 Bit	A-weighted unweighted		90 87	96 93	-	90 87	96 93	-	dB dB
Total Harmonic Distortion	1 + Noise									
	18 to 24 bit	0 dB -20 dB -60 dB	THD+N	-	-87 -82 -42	-83 -	-	-83 -80 -40	-79 - -	dB dB dB
	16 Bit	0 dB -20 dB -60 dB			-42 -85 -76 -36	-81 - -		-40 -81 -76 -36	-77 - -	dB dB dB
DAC Performance ac	ross Full VA	Range								
Para	ameter		Symbol	М	in	Ту	/p	М	ax	Unit
Interchannel Isolation		(1 kHz)		- 10		- 00		-	dB	
DC Accuracy										
Interchannel Gain Misma	itch				-	0	.1	0.	25	dB
Gain Drift				-100		-	- +1		00	ppm/°C
Analog Output										
Full Scale Output Voltage				0.6	•VA	0.65	5•VA	0.7	•VA	Vpp
Max DC Current draw from AOUTA or AOUTB		I <sub>OUTmax</sub>		-	1	0		-	μA	
Max AC-Load Resistance (see Figure 3)		RL		-	3	3		-	kΩ	
Max Load Capacitance (s			CL		-	1(	00		-	pF
Output Impedance of AO	UTA and $AOUT$	В	Z <sub>OUT</sub>		-	10	00		-	Ω

Note: 3. One LSB of triangular PDF dither added to data.




Figure 2. Output Test Load

Figure 3. Maximum Loading



# **DAC COMBINED INTERPOLATION & ANALOG FILTER RESPONSE**

The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. (See Note 4)

Parameter	Symbol	Min	Тур	Max	Unit	
Single-Speed Mode		1 1				
Passband (Note 5)	to -0.1 dB corner		0	-	.35	Fs
	to -3 dB corner		0	-	.4992	Fs
Frequency Response 10 Hz to 20 kHz			175	-	+.01	dB
StopBand			.5465	-	-	Fs
StopBand Attenuation	(Note 6)		50	-	-	dB
Group Delay		tgd	-	10/Fs	-	S
De-emphasis Error (Note 8)	Fs = 32 kHz		-	-	+1.5/+0	dB
	Fs = 44.1 kHz		-	-	+.05/25	dB
	Fs = 48 kHz		-	-	2/4	dB
Double-Speed Mode						
Passband (Note 5)	to -0.1 dB corner		0	-	.22	Fs
	to -3 dB corner		0	-	.501	Fs
Frequency Response 10 Hz to 20 kHz			15	-	+.15	dB
StopBand			.5770	-	-	Fs
StopBand Attenuation	(Note 6)		55	-	-	dB
Group Delay		tgd	-	5/Fs	-	S
Quad-Speed Mode		1				
Passband (Note 5)	to -0.1 dB corner		0	-	0.110	Fs
	to -3 dB corner		0	-	0.469	Fs
Frequency Response 10 Hz to 20 kHz			12	-	+0	dB
StopBand			0.7	-	-	Fs
StopBand Attenuation	(Note 6)		51	-	-	dB
Group Delay		tgd	-	2.5/Fs	-	S

**Notes:** 4. Amplitude vs. Frequency plots of this data are available in Section 9. "Filter Plots" on page 38. See Figures 23 through 46.

- 5. Response is clock dependent and will scale with Fs.
- 6. For Single-Speed Mode, the Measurement Bandwidth is 0.5465 Fs to 3 Fs. For Double-Speed Mode, the Measurement Bandwidth is 0.577 Fs to 1.4 Fs. For Quad-Speed Mode, the Measurement Bandwidth is 0.7 Fs to 1 Fs.
- 7. De-emphasis is available only in Single-Speed Mode.



# ADC ANALOG CHARACTERISTICS

Test Conditions (unless otherwise specified): VD = VL = 3.3 V, DGND = AGND = 0 V;  $T_A = 25^{\circ} C$ ; 997 Hz Input Sine Wave. Figure 15 on page 26 shows the test circuit; Fs = 48/96/192 kHz; Synchronous Mode; Measurement Bandwidth 10 Hz to 20 kHz.

Dynamic Performance			VA = 5 \	/	V	/A = 3.3	V	
Single-Speed Mode Fs = 48 kHz	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Dynamic Range A-weighted		99	105	-	96	102	-	dB
unweighted		96	102	-	93	99	-	dB
Total Harmonic Distortion + Noise (Note 8)								
-1 dB	THD+N	-	-95	-90	-	-92	-87	dB
-20 dB		-	-82	-	-	-79	-	dB
-60 dB		-	-42	-	-	-39	-	dB
Double-Speed Mode Fs = 96 kHz								
Dynamic Range A-weighted		99	105	-	96	102	-	dB
unweighted		96	102	-	93	99	-	dB
40 kHz bandwidth unweighted		-	99	-	-	96	-	dB
Total Harmonic Distortion + Noise (Note 8)			0.5				07	10
-1 dB -20 dB	THD+N	-	-95 -82	-90	-	-92 -79	-87	dB dB
-20 dB -60 dB		-	-oz -42	-	-	-79	-	dВ
40 kHz bandwidth unweighted		_	-93	_	_	-89	_	dB
Quad-Speed Mode Fs = 192 kHz			00			00		QD
Dynamic Range A-weighted		99	105	-	96	102	_	dB
unweighted		96	100	-	93	99	-	dB
40 kHz bandwidth unweighted		-	99	-	-	96	-	dB
Total Harmonic Distortion + Noise (Note 8)								
-1 dB		-	-95	-90	-	-92	-87	dB
-20 dB	THD+N	-	-82	-	-	-79	-	dB
-60 dB		-	-42	-	-	-39	-	dB
40 kHz bandwidth -1 dB		-	-93	-	-	-89	-	dB
Dynamic Performance - All Sampling Speed I	lodes							
Parameter		м	in	-	/p	м	ax	Unit
Interchannel Isolation			-	1(	00		-	dB
DC Accuracy								
Interchannel Gain Mismatch			-	0	.1		-	dB
Gain Error		-	3		-	+	3	%
Gain Drift			-	±1	00		-	ppm/°C
Analog Input Characteristics				•				
Full-Scale Input Voltage		0.53	3*VA	0.56	6*VA	0.58*VA		Vpp
Input Impedance		0.00 VA		300		-		kΩ



# ADC DIGITAL FILTER CHARACTERISTICS

Measurement Bandwidth is 10 Hz to 20 kHz unless otherwise specified. (Note 9)

	Parameter		Symbol	Min	Тур	Max	Unit
Single-Speed Mode							
Passband	(-0.1 dB)	(Note 10)		0	-	0.49	Fs
Passband Ripple				-	-	0.035	dB
Stopband		(Note 10)		0.57	-	-	Fs
Stopband Attenuation				70	-	-	dB
Group Delay			t <sub>gd</sub>	-	12/Fs	-	s
Double-Speed Mode			-		•		
Passband	(-0.1 dB)	(Note 10)		0	-	0.49	Fs
Passband Ripple				-	-	0.05	dB
Stopband		(Note 10)		0.56	-	-	Fs
Stopband Attenuation				69	-	-	dB
Group Delay			t <sub>gd</sub>	-	9/Fs	-	s
Quad-Speed Mode					•		
Passband	(-0.1 dB)	(Note 10)		0	-	0.26	Fs
Passband Ripple				-	-	0.05	dB
Stopband		(Note 10)		0.50	-	-	Fs
Stopband Attenuation				60	-	-	dB
Group Delay			t <sub>gd</sub>	-	5/Fs	-	s
High-Pass Filter Cha	racteristics		-		•		
Frequency Response	-3.0 dB			-	1	-	Hz
	-0.13 dB	(Note 11)		-	20	-	Hz
Phase Deviation	@ 20 Hz	(Note 11)		-	10	-	deg
Passband Ripple				-	-	0	dB

Notes: 9. Plots of this data are contained in Section 9. "Filter Plots" on page 38. See Figures 23 through 46.

10. The filter frequency response scales precisely with Fs.

11. Response shown is for Fs equal to 48 kHz. Filter characteristics scale with Fs.



# DC ELECTRICAL CHARACTERISTICS

T<sub>A</sub> = 25° C; AGND = DGND = 0 V, all voltages with respect to 0 V; MCLK = 12.288 MHz; Master Mode).

Parameter	Symbol	Min	Тур	Max	Unit	
Power Supply				I		
Power Supply Current	VA = 5 V	Ι <sub>Α</sub>	-	37	42	mA
(Normal Operation)	VA = 3.3 V	IA	-	24	30	mA
	VD, VLC = 5 V	I <sub>D</sub>	-	32	38	mA
	VD, VLC = 3.3 V	۱ <sub>D</sub>	-	13	20	mA
Power Supply Current	VA = 5 V	۱ <sub>A</sub>	-	70	-	μA
(Power-Down Mode) (Note 12)	VD, VLC = 5 V	۱ <sub>D</sub>	-	3	-	μΑ
Power Consumption						
VA = 5 V, VD = VLC= 3.3 V	Normal Operation	-	-	224	270	mW
VA = 5 V, VD = VLC = 5 V	Normal Operation	-	-	345	400	mW
Powe	er-Down Mode (Note 12)	-	-	365	-	μW
Power Supply Rejection Ratio(1 kHz	PSRR	-	55	-	dB	
Common Mode Voltage					•	
Nominal Common Mode Voltage		VQ	-	VA/2	-	VDC
Maximum DC Current Source/Sink fi	rom VQ		-	1	-	μA
VQ Output Impedance			-	25	-	kΩ
Positive Voltage Reference						
FILT+ Nominal Voltage	FILT+	-	VA	-	VDC	
Maximum DC Current Source/Sink fi		-	10	-	μA	
FILT+ Output Impedance		-	10	-	kΩ	
Mute Control				•		•
Maximum MUTEA & MUTEB Drive (	Current		-	3	-	mA

**Notes:** 12. Power Down Mode is defined as  $\overline{RST}$  = Low with all clocks and data lines held static.

13. Valid with the recommended capacitor values on FILT+ and VQ as shown in the Typical Connection Diagram.

# **DIGITAL SWITCHING CHARACTERISTICS**

Parameter (Note 2	Symbol	Min	Тур	Max	Units	
High-Level Input Voltage	Serial Audio Interface Serial Control Port	V <sub>IH</sub>	0.7xVD 0.7xVLC	- -	-	V V
Low-Level Input Voltage	Serial Audio Interface Serial Control Port	V <sub>IL</sub>	-	-	0.2xVD 0.2xVLC	V V
High-Level Output Voltage at I <sub>o</sub> = 2 mA	Serial Audio Interface Serial Control Port MUTEA, MUTEB	V <sub>OH</sub>	VD - 1.0 VLC - 1.0 VA - 1.0	- - -	- -	V V V
Low-Level Output Voltage at I <sub>o</sub> = 2 mA		V <sub>OL</sub>	-	-	0.4	V
Input Leakage Current		l <sub>in</sub>	-10	-	10	μA

Notes: 14. Serial Audio Port signals include: SCLK, LRCK, SDOUT, SDIN Serial Control Port signals include: SDA/CDOUT, SCL/CCLK, AD1/CDIN, AD0/CS, RST



# SWITCHING CHARACTERISTICS - SERIAL AUDIO INTERFACE

Logic "0" = DGND = AGND = 0 V; Logic "1" = VD,  $C_L$  = 20 pF.

Parar	Parameter		Min	Тур	Мах	Unit
Sample Rate	Single-Speed Mode	Fs	4	-	54	kHz
	Double-Speed Mode	Fs	50	-	108	kHz
	Quad-Speed Mode	Fs	100	-	216	kHz
MCLK Specifications						
MCLK Frequency	Stand-Alone Mode	fmclk	1.024	-	55.296	MHz
(Note 15)	Serial Control Port Mode	fmclk	1.024	-	55.296	MHz
MCLK Duty Cycle		40	50	60	ns	
Master Mode						•
LRCK Duty Cycle			-	50	-	%
SCLK Period (Note 16)		t <sub>sclkw</sub>	-	$\frac{1}{(64)Fs}$	-	s
SCLK Duty Cycle			-	50	-	%
SCLK falling to LRCK edge	t <sub>mslr</sub>	-20	-	20	ns	
SCLK falling to SDOUT valid	t <sub>sdo</sub>	-	-	32	ns	
SDIN valid to SCLK rising setup time		t <sub>sdis</sub>	16	-	-	ns
SCLK rising to SDIN hold time		t <sub>sdih</sub>	20	-	-	ns
Slave Mode						
LRCK Duty Cycle			40	50	60	%
SCLK Period						
(Note 15)	Single-Speed Mode		1			_
	Double-Speed Mode	t <sub>sclkw</sub>	(128) <b>Fs</b>	-	-	S
	Double-Speed Mode	t <sub>sclkw</sub>	1	-	-	s
	Quad-Speed Mode	SCIKW	$\overline{(64)Fs}$			Ũ
		t <sub>sclkw</sub>	1	-	-	s
			$\overline{(64)Fs}$			
SCLK Duty Cycle			45	50	55	ns
SCLK falling to LRCK edge		t <sub>slrd</sub>	-20	-	20	ns
SDOUT valid before SCLK rising	9	t <sub>stp</sub>	10	-	-	ns
SDOUT valid after SCLK rising		t <sub>hld</sub>	5	-	-	ns
SDIN valid to SCLK rising setup	time	t <sub>sdis</sub>	16	-	-	ns
SCLK rising to SDIN hold time		t <sub>sdih</sub>	20	-	-	ns

**Notes:** 15. In Control Port Mode, MCLK Frequency, and Functional Mode Select bits must be configured according to Table 7 on page 22, Table 9 on page 33, and Table 13 on page 35.

16.  $t_{sclkw} = t_{sclkh} + t_{sclkl}$  in Figures 5 and 7.






Figure 4. Master Mode, Left-Justified SAI





Figure 5. Slave Mode, Left-Justified SAI







Figure 8. Master and Slave Mode, SCLK/SDIN






Figure 11. Format 2 or 3, Right-Justified 16-Bit or 24-Bit Data (Serial Control Port Mode Only)




# SWITCHING CHARACTERISTICS - SOFTWARE MODE - I<sup>2</sup>C FORMAT

Inputs: Logic '0' = AGND = DGND = 0 V, Logic '1' = VLC,  $C_L$  = 30 pF

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f <sub>scl</sub>	-	100	kHz
RST Rising Edge to Start	t <sub>irs</sub>	500	-	ns
Bus Free Time Between Transmissions	t <sub>buf</sub>	4.7	-	μs
Start Condition Hold Time (prior to first clock pulse)	t <sub>hdst</sub>	4.0	-	μs
Clock Low time	t <sub>low</sub>	4.7	-	μs
Clock High Time	t <sub>high</sub>	4.0	-	μs
Setup Time for Repeated Start Condition	t <sub>sust</sub>	4.7	-	μs
SDA Hold Time from SCL Falling (Note 17)	t <sub>hdd</sub>	0	-	μs
SDA Setup time to SCL Rising	t <sub>sud</sub>	250	-	ns
Rise Time of SCL and SDA	t <sub>rc</sub>	-	1	μs
Fall Time SCL and SDA	t <sub>fc</sub>	-	300	ns
Setup Time for Stop Condition	t <sub>susp</sub>	4.7	-	μs
Acknowledge Delay from SCL Falling	t <sub>ack</sub>	300	1000	ns

Note: 17. Data must be held for sufficient time to bridge the transition time,  $t_{fc}$ , of SCL.







# **SWITCHING CHARACTERISTICS - SOFTWARE MODE - SPI FORMAT**

Inputs: Logic '0' = AGND = DGND = 0 V; Logic '1' = VLC;  $C_L$  = 20 pF.

Parameter	Symbol	Min	Max	Unit
CCLK Clock Frequency	f <sub>sclk</sub>	-	6	MHz
RST Rising Edge to CS Falling	t <sub>srs</sub>	500	-	ns
CCLK Edge to CS Falling (Note 18)	t <sub>spi</sub>	500	-	ns
CS High Time Between Transmissions	t <sub>csh</sub>	1.0	-	μs
CS Falling to CCLK Edge	t <sub>css</sub>	20	-	ns
CCLK Low Time	t <sub>scl</sub>	66	-	ns
CCLK High Time	t <sub>sch</sub>	66	-	ns
CDIN to CCLK Rising Setup Time	t <sub>dsu</sub>	40	-	ns
CCLK Rising to DATA Hold Time (Note 19)	t <sub>dh</sub>	15	-	ns
Rise Time of CCLK and CDIN (Note 20)	t <sub>r2</sub>	-	100	ns
Fall Time of CCLK and CDIN (Note 20)	t <sub>f2</sub>	-	100	ns
Transition Time from CCLK to CDOUT Valid (Note 21)	t <sub>scdov</sub>	-	100	ns
Time from $\overline{CS}$ rising to CDOUT High-Z	t <sub>cscdo</sub>	-	100	ns

**Notes:** 18.  $t_{spi}$  only needed before first falling edge of  $\overline{CS}$  after  $\overline{RST}$  rising edge.  $t_{spi}$  = 0 at all other times.

- 19. Data must be held for sufficient time to bridge the transition time of CCLK.
- 20. For  $F_{SCK}$  < 1 MHz.
- 21. CDOUT should not be sampled during this time.




Figure 13. SPI Control Port Timing



# 5. APPLICATIONS

## 5.1 Stand-Alone Mode

### 5.1.1 Access to Stand-Alone Mode

Reliable power-up is achieved by keeping the device in reset until the power supplies, clocks and configuration pins are stable. It is also recommended that RST be asserted if the analog or digital supplies drop below the minimum specified operating voltages to prevent power glitch related issues.

The delay time from the release of reset until the device enters Stand-Alone Mode is 1,045 sample periods. Table 2 lists the approximate wait time for each sampling mode.

Speed Mode	Approximate Delay Time
Single-Speed	21.8 ms (48 kHz)
Double-Speed	10.9 ms (96 kHz)
Quad-Speed	5.4 ms (192 kHz)

Table 2. Approximate Delay Time from Release of RST to Entering Standalone Mode

#### 5.1.2 Access to Master/Slave Mode

The CS4270 supports operation in either Master Mode or Slave Mode.

In Master Mode, LRCK and SCLK are outputs and are synchronously generated by the device. The LRCK frequency is equal to Fs and the SCLK frequency is equal to 64x Fs.

In Slave Mode, LRCK and SCLK are inputs, requiring external generation that is synchronous to MCLK. SCLK must be 48x or 64x Fs to maximize system performance.

In Stand-Alone Mode, the CS4270 enters Slave Mode when SDOUT ( $M/\overline{S}$ ) is pulled low through a 47 k $\Omega$  resistor. Master Mode is accessed by placing a 47 k $\Omega$  pull-up to VD on the SDOUT ( $M/\overline{S}$ ) pin.

Configuration of clock ratios in each of these modes is outlined in Table 4.

# 5.1.3 System Clocking

The CS4270 operates at sampling frequencies from 4 kHz to 216 kHz. This range is divided into three speed modes, as shown in Table 3.

Mode	Sampling Frequency
Single-Speed	4-54 kHz
Double-Speed	50-108 kHz
Quad-Speed	100-216 kHz

Table 3. Speed Modes



## 5.1.4 Clock Ratio Selection

Depending on whether the CS4270 is in Master or Slave Mode, different MCLK/LRCK and SCLK/LRCK ratios may be used. These ratios are shown in the Table 4. '0' = DGND, '1' = VLC.

Master Mode						
	MCLK/LRCK	SCLK/LRCK	LRCK	MDIV2	MDIV1	
	256	64	Fs	0	0	
Single-Speed	384 (Note 22)	64	Fs	0	1	
Single-Speed	512	64	Fs	1	0	
	1,024	64	Fs	1	1	
	128	64	Fs	0	0	
Double Speed	192 (Note 22)	64	Fs	0	1	
Double-Speed	256	64	Fs	1	0	
	512	64	Fs	1	1	
	64	64	Fs	0	0	
Quad-Speed	96 (Note 22)	64	Fs	0	1	
Quau-Speeu	128	64	Fs	1	0	
	256	64	Fs	1	1	
		Slave Mode				
	MCLK/LRCK	SCLK/LRCK	LRCK	MDIV2	MDIV1	
	256	32, 48, 64, 128	Fs	0	0	
Single-Speed	384 (Note 22)	32, 48, 64, 96	Fs	0	1	
Single-Speed	512	32, 48, 64, 128	Fs	1	0	
	1,024	32, 48, 64, 96	Fs	1	1	
	128	32, 48, 64	Fs	0	0	
Double-Speed	192 (Note 22)	32, 48, 64	Fs	0	1	
	256	32, 48, 64	Fs	1	0	
	512	32, 48, 64	Fs	1	1	
	64	32, 48, 64	Fs	0	0	
Quad-Speed	96 (Note 22)	32, 48, 64	Fs	0	1	
guau-Speeu	128	32, 48, 64	Fs	1	0	
	256	32, 48, 64	Fs	1	1	

 Table 4. Clock Ratios - Stand-Alone Mode

**Note:** 22. Once the MDIVx pins have been configured for this setting, RST must be asserted and then deasserted before normal operation can begin. During startup, RST should remain asserted until after this selection is made and then deasserted.

#### 5.1.5 Interpolation Filter

In Stand-Alone Mode, the fast roll-off interpolation filter is used. Filter specifications can be found in Section 4. Plots of the data are contained in Section 9. "Filter Plots" on page 38.

### 5.1.6 High-Pass Filter

At the system level, the input circuitry driving the CS4270 may generate a small DC offset into the ADC. The CS4270 includes one high-pass filter per channel after the decimator to remove any DC offset, which



could result in recording a DC level, possibly yielding "clicks" when switching between devices in a multichannel system. In Stand-Alone Mode, the high-pass filter is always active and continuously subtracts a measure of the DC offset from the output of the decimation filter.

## 5.1.7 Mode Selection & De-Emphasis

The sample rate, Fs, can be adjusted from 4 kHz to 216 kHz and De-emphasis, optimized for 44.1 kHz, is available in Single-Speed Mode. In Stand-Alone Master Mode, the CS4270 must be set to the proper mode via the mode pins, M1 and M0. In Slave Mode, the CS4270 auto-detects Speed Mode and the M0 pin becomes De-emphasis select. Stand-alone definitions of the mode pins in Master Mode are shown in Table 5.

Mode 1	Mode 0	Mode	Sample Rate (Fs)	De-Emphasis
0	0	Single-Speed	4 kHz - 54 kHz	Off
0	1	Single-Speed	4 kHz - 54 kHz	44.1 kHz
1	0	Double-Speed	50 kHz - 108 kHz	Off
1	1	Quad-Speed	100 kHz - 216 kHz	Off

#### 5.1.8 Access to Serial Audio Interface Format

Either I<sup>2</sup>S or Left-Justified serial audio data format may be selected in Stand-Alone Mode. To use the I<sup>2</sup>S format, tie the I<sup>2</sup>S/LJ pin to VLC during power up. To use LJ format, tie I<sup>2</sup>S/LJ to DGND during power up.

#### 5.2 Serial Control Port Mode

#### 5.2.1 Access to Serial Control Port Mode

Reliable power-up is achieved by keeping the device in reset until the power supplies, clocks, and configuration pins are stable. It is also recommended that  $\overline{RST}$  be asserted if the analog or digital supplies drop below the minimum specified operating voltages to prevent power glitch related issues.

After RST is released, the device is put into Serial Control Port Mode by setting the power down bit through a SPI or I<sup>2</sup>C transaction, as described in Section 6.1 and Section 6.2.

If the transaction is not completed within 1,045 sample periods after the release of reset, the device enters Stand-Alone Mode.

If the first Serial Control Port transaction is ongoing while the device is executing pop control, there is a chance of generating audio transients. The details of the duration of pop control is outlined in Section 5.3.1 "Power-Up" on page 24.

When the device is Serial Control Port Mode, it can be programmed as desired. After clearing the powerdown bit, desired device functioning can start.

#### 5.2.2 Access to Master/Slave Mode

The CS4270 supports operation in either Master Mode or Slave Mode.

- In Master Mode, LRCK and SCLK are outputs and are synchronously generated by the device. LRCK is equal to Fs and SCLK is equal to 64x Fs.
- In Slave Mode, LRCK and SCLK are inputs, requiring external generation that is synchronous to MCLK. It is recommended that SCLK be 48x or 64x Fs to maximize system performance.



Clock-ratio configuration for each mode is outlined in the Table 11 on page 34 and Table 10 on page 33.

In Serial Control Port Mode, the CS4270 defaults to Slave Mode. The user may change this default setting by changing the status of the FM bits in the Mode Control Register (03h).

# 5.2.3 System Clocking

The CS4270 operates at sampling frequencies from 4 kHz to 216 kHz. This range is divided into three speed modes as shown in Table 6.

Mode	Sampling Frequency
Single-Speed	4-54 kHz
Double-Speed	50-108 kHz
Quad-Speed	100-216 kHz

Table 6. Speed Modes

### 5.2.4 Clock Ratio Selection

In Serial Control Port Master Mode, the user must configure the mode bits (MCLK\_FREQ[2:0]) to set the speed mode and select the appropriate clock ratios. Changes to these bits should only be done while the PDN bit is set. Depending on whether the CS4270 is in Master or Slave Mode, different MCLK/LRCK and SCLK/LRCK ratios may be used. These ratios as well as the Serial Control Port Register Bits are shown in Table 7, Table 10 on page 33, and Section 8.3 on page 33. '0' = DGND, '1' = VLC.

	Master Mode										
Speed Mode	MCLK/LRCK	SCLK/LRCK	LRCK	MCLK_FREQ2	MCLK_FREQ1	MCLK_FREQ0					
	256	64	Fs	0	0	0					
	384	64	Fs	0	0	1					
Single-Speed	512	64	Fs	0	1	0					
	768	64	Fs	0	1	1					
	1,024	64	Fs	1	0	0					
	128	64	Fs	0	0	0					
	192	64	Fs	0	0	1					
Double-Speed	256	64	Fs	0	1	0					
	384	64	Fs	0	1	1					
	512	64	Fs	1	0	0					
	64	64	Fs	0	0	0					
	96	64	Fs	0	0	1					
Quad-Speed	128	64	Fs	0	1	0					
	192	64	Fs	0	1	1					
	256	64	Fs	1	0	0					

Table 7. Clock Ratios - Serial Control Port Mode



	Slave Mode									
Speed Mode	MCLK/LRCK	SCLK/LRCK	LRCK	MCLK_FREQ2	MCLK_FREQ1	MCLK_FREQ0				
	256	32, 48, 64, 128	Fs	0	0	0				
	384	32, 48, 64, 96, 128	Fs	0	0	1				
Single-Speed	512	32, 48, 64, 128	Fs	0	1	0				
	768	32, 48, 64, 96, 128	Fs	0	1	1				
	1,024	32, 48, 64, 96, 128	Fs	1	0	0				
	128	32, 48, 64	Fs	0	0	0				
	192	32, 48, 64	Fs	0	0	1				
Double-Speed	256	32, 48, 64	Fs	0	1	0				
	384	32, 48, 64	Fs	0	1	1				
	512	32, 48, 64	Fs	1	0	0				
	64	32, 48, 64	Fs	0	0	0				
	96	32, 48, 64	Fs	0	0	1				
Quad-Speed	128	32, 48, 64	Fs	0	1	0				
	192	32, 48, 64	Fs	0	1	1				
	256	32, 48, 64	Fs	1	0	0				

Table 7. Clock Ratios - Serial Control Port Mode (Continued)

# 5.2.5 Internal Digital Loopback

In Serial Control Port Mode, the CS4270 supports an internal digital loopback mode in which the output of the ADC is routed to the input of the DAC. This mode may be activated by setting the DIG\_LOOPBK bit in the ADC and DAC Control register (04h).

When this bit is set, the CS4270 ignores the status of the DAC\_DIF(4:3) bits in register 04h. Any changes made to the DAC\_DIF(4:3) bits while the DIG\_LOOPBK bit is set will have no impact on operation until the DIG\_LOOPBK bit is released, at which time the Digital Interface Format of the DAC will operate according to the format selected in the DAC\_DIF(4:3) bits. While the DIG\_LOOPBK bit is set, data will be present on the SDOUT pin in the format selected in the ADC\_DIF(0) bit in register 04h.

# 5.2.6 Auto-Mute

The Auto-Mute function is controlled by the status of the Auto Mute bit in the Mute register. When set, the DAC output will mute following the reception of 8192 consecutive audio samples of static 0 or -1. A single sample of non-static data will release the mute. Detection and muting are done independently for each channel. The common mode on the output will be retained and the Mute Control pin for that channel will become active during the mute period. The muting function is affected, similar to volume control changes, by the Soft and Zero Cross bits in the Transition and Control register. The Auto Mute bit is set by default.

# 5.2.7 DC Offset Calibration Using the High-Pass Filter

At the system level, the input circuitry driving the CS4270 may generate a small DC offset level into the A/D converter which could result in possibly yielding "clicks" when switching between devices in a multichannel system. The CS4270 includes one high-pass filter per channel (see "ADC High Pass Filter Freeze for CH A (Bit 7)" on page 34 and "ADC High Pass Filter Freeze for CH A (Bit 7)" on page 34) to alleviate this system problem.

Running the CS4270 with the high-pass filter enabled, then freezing the stored DC offset value eliminates offsets anywhere in the signal path between the calibration point and the CS4270.



### 5.2.8 Oversampling Modes

The CS4270 operates in one of three oversampling modes based on the input sample rate. Mode selection is determined by the FM bits in the Mode Control Register (03h). Single-Speed Mode supports input sample rates from 4 to 54 kHz and uses a 128x oversampling ratio. Double-Speed Mode supports input sample rates from 50 to 108 kHz and uses an oversampling ratio of 64x. Quad-Speed Mode supports input sample rates from 100 to 216 kHz and uses an oversampling ratio of 32x. See Table 7 on page 22.

# 5.3 Popguard Transient Control

The CS4270 uses a novel technique to minimize the effects of output transients during power-up and powerdown. This technology, when used with external DC-blocking capacitors in series with the audio outputs, minimizes the audio transients commonly produced by single-ended single-supply converters. The Popguard Transient Control is activated inside the DAC when RST is toggled and requires no other external control, aside from choosing the appropriate DC-blocking capacitor. See Section 8.3.3 for information about configuration.

#### 5.3.1 Power-Up

When the device is initially powered-up, the audio outputs, AOUTA and AOUTB, are clamped to AGND.Following a delay of 1,045 sample periods, each output begins to ramp toward the quiescent voltage. Approximately 0.4 seconds later, the outputs reach VQ and audio output begins.This gradual voltage ramping allows time for the external DC-blocking capacitors to charge to the quiescent voltage, minimizing audible power-up transients.

#### 5.3.2 Power-Down

To prevent audible transients at power-down, the device must first enter its power-down state. When this occurs, audio output ceases and the internal output buffers are disconnected from AOUTA and AOUTB. In their place, a soft-start current sink is substituted which allows the DC-blocking capacitors to slowly discharge. Once this charge is dissipated, the power to the device may be turned off and the system is ready for the next power-on.

#### 5.3.3 Discharge Time


To prevent an audio transient at the next power-on, the DC-blocking capacitors must fully discharge before turning on the power or exiting the power-down state. If full discharge does not occur, a transient will occur when the audio outputs are initially clamped to AGND. The time that the device must remain in the power-down state is related to the value of the DC-blocking capacitance and the output load. For example, with a 3.3  $\mu$ F capacitor, the minimum power-down time will be approximately 0.4 seconds.

# 5.4 De-Emphasis Filter (Single-Speed Mode Only)

The CS4270 includes a digital de-emphasis filter. Figure 14 shows the de-emphasis curve for Fs equal to 44.1 kHz. The frequency response of the de-emphasis curve will scale proportionally with changes in sample rate, Fs. Please see Section 5.1.7 for the desired de-emphasis control for Stand-Alone Mode and Section 5.2 for Serial Control Port Mode.

The de-emphasis feature is included to accommodate audio recordings that use 50/15  $\mu$ s pre-emphasis equalization as a means of noise reduction.





# 5.5 Analog Connections

The analog modulator samples the input at 6.144 MHz for Fs = 48, 96, and 128 kHz and scales proportionally for all other sampling speeds. The digital filter rejects signals within the stopband of the filter. However, there is no rejection for input signals that are multiples of the input sampling frequency (e.g.,  $n \times 6.144$  MHz), where n = 0, 1, 2, ... Figure 15 shows the recommended topology of the analog input network. The capacitor values are chosen not only provide the appropriate filtering of noise at the modulator sampling frequency, but to act as a charge source for the internal sampling circuits. The use of capacitors with a large voltage coefficient (such as general-purpose ceramics) can degrade signal linearity.

# 5.5.1 Input Component Values

Table 8 shows the three parameters (source impedance, attenuation, and input impedance) that determine the values of resistors R1 and R2, as seen in Figure 15, and shows the design equations used to determine these values.

Parameter	Equation
<b>Source Impedance</b> : The impedance as seen from the ADC looking back into the signal network. The ADC achieves optimal THD+N performance when source impedance less than or equal to 1.0 k $\Omega$ . See Figure 16 and 17.	$\frac{(R1 \times R2)}{R1 + R2}$
<b>Attenuation</b> : The required attenuation factor depends on the magnitude of the input signal. For VA = 5 V, the full-scale input voltage equals $0.56*VA$ (1 Vrms). See ADC Analog Characteristics on page 11. The user should select values for R1 and R2 such that the magnitude of the incoming signal multiplied by the attenuation factor is less than or equal to the full-scale input voltage of the device.	$\frac{(R2)}{(R1+R2)}$
<i>Input Impedance</i> : Input impedance is the impedance from the signal source to the ADC analog input pins. Table 8 shows the input parameters and the associated design equations.	( <i>R</i> 1 + <i>R</i> 2)

#### Table 8. Analog Input Design Parameters

Figure 15 illustrates an example configuration using two 2-k $\Omega$  resistors in place of R1 and R2. This circuit will attenuate a typical line level voltage, 2 Vrms, to the full-scale input of the ADC, 0.56\*VA (1 Vrms) when VA = 5 V.






Figure 15. CS4270 Example Analog Input Network




Figure 16. A/D THD+N Performance vs. Input Source Impedance




Figure 17. A/D Dynamic Range vs. Input Source Impedance



#### 5.5.2 Output Connections

The analog output filter present in the CS4270 is a switched-capacitor low pass filter. Its response, combined with that of the digital interpolator, is given in Figures 23 - 46. The recommended external analog circuitry is shown in Figure 18.




Figure 18. CS4270 Recommended Analog Output Filter

#### 5.6 Mute Control

The Mute Control pins become active during power-up initialization, reset, muting, when the MCLK to LRCK ratio is incorrect, and during power-down. The MUTE pins are intended to be used as control for an external mute circuit in order to add device mute capability.

The CS4270 also features Auto-Mute, which is enabled by default. The Auto-Mute function causes the MUTE pin corresponding to an individual channel to activate following the reception of 8192 consecutive static-level audio samples on the respective channel. A single transition of data on the channel will cause the corresponding MUTE pin to deactivate.

Use of the Mute Control function is not mandatory but recommended for designs requiring the absolute minimum in extraneous clicks and pops. Also, use of the Mute Control function can enable the system designer to achieve idle channel noise/signal-to-noise ratios which are only limited by the external mute circuit. The MUTE pins are active-low. See Figure 19 for a suggested active-low mute circuit.




Figure 19. Suggested Active-Low Mute Circuit



## 5.7 Synchronization of Multiple Devices

In systems where multiple ADCs are required, care must be taken to achieve simultaneous sampling. To ensure synchronous sampling, the MCLK and LRCK must be the same for all of the CS4270s in the system. If only one MCLK source is needed, one solution is to place one CS4270 in Master Mode, and slave all of the other CS4270s to the one master. If multiple MCLK sources are needed, a possible solution would be to supply all clocks from the same external source and time the CS4270 reset with the inactive edge of MCLK. This will ensure that all converters begin sampling on the same clock edge.

## 5.8 Grounding and Power Supply Decoupling

As with any high resolution converter, the CS4270 requires careful attention to power supply and grounding arrangements if its potential performance is to be realized. Figure 1 on page 7 shows the recommended power arrangements, with VA, VD and VLC connected to clean supplies. VD, which powers the digital filter, may be run from the system digital supply or may be powered from the analog supply via a resistor. In the latter case, no additional devices should be powered from VD. See Figure 1 on page 7 for an example. Power supply decoupling capacitors should be as near to the CS4270 as possible, with the low value ceramic capacitor being the nearest. All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwanted coupling into the modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.1  $\mu$ F, must be positioned to minimize the electrical path to AGND. The CDB4270 evaluation board demonstrates the optimum layout and power supply arrangements. To minimize digital noise, connect the CS4270 digital outputs only to CMOS inputs.

# 6. SOFTWARE MODE

#### 6.1 Software Mode - I<sup>2</sup>C Control Port

Software Mode is used to access the registers, allowing the CS4270 to be configured for the desired operational modes and formats. The operation in Software Mode may be completely asynchronous with respect to the audio sample rates. However, to avoid potential interference problems, the I<sup>2</sup>C pins should remain static if no operation is required. Software Mode supports the I<sup>2</sup>C interface, with the CS4270 acting as a slave device.

SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL. Pin AD0 forms the least significant bit of the chip address and should be connected through a resistor to VL or GND as desired. The state of the pin is sensed while the CS4270 is being reset.

The signal timings for a read and write cycle are shown in Figure 20 and Figure 21. A Start condition is defined as a falling transition of SDA while the clock is high. A Stop condition is a rising transition while the clock is high. All other transitions of SDA occur while the clock is low. The first byte sent to the CS4270 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write). The upper 5 bits of the 7-bit address field are fixed at 10011. To communicate with a CS4270, the chip address field, which is the first byte sent to the CS4270, should match 10011 followed by the settings of AD0. The eighth bit of the address is the R/W bit. If the operation is a write, the next byte is the Memory Address Pointer (MAP) which selects the register to be read or written. If the operation is a read, the contents of the register pointed to by the MAP will be output. Setting the auto increment bit in MAP allows successive reads or writes of consecutive registers. Each byte is separated by an acknowledge bit. The ACK bit is output from the CS4270 after each input byte is read, and is input to the CS4270 from the microcontroller after each transmitted byte.






Figure 21. Software Mode Timing, I<sup>2</sup>C Read

Since the read operation can not set the MAP, an aborted write operation is used as a preamble. As shown in Figure 21, the write operation is aborted after the acknowledge for the MAP byte by sending a stop condition. The following pseudocode illustrates an aborted write operation followed by a read operation.

```
Send start condition.
Send 10011xx0 (chip address & write operation).
Receive acknowledge bit.
Send MAP byte, auto increment off.
Receive acknowledge bit.
Send stop condition, aborting write.
Send start condition.
Send 10011xx1(chip address & read operation).
Receive acknowledge bit.
Receive byte, contents of selected register.
Send acknowledge bit.
Send stop condition.
```

Setting the auto increment bit in the MAP allows successive reads or writes of consecutive registers. Each byte is separated by an acknowledge bit.

# 6.2 Software Mode - SPI Control Port

In SPI Mode, data is clocked into the serial control data line, CDIN, by the serial clock, CCLK (see Figure 22 for the clock to data relationship). There are no AD0 or AD1 pins. Pin CS is the chip select signal and is used to control SPI writes to the registers. When the device detects a high-to-low transition on the AD0/CS pin after power-up, SPI Mode will be selected. All signals are inputs and data is clocked in on the rising edge of CCLK.

#### 6.2.1 SPI Write

To write to the device, use the following procedure while adhering to the Software Mode switching specifications in "Switching Characteristics - Software Mode - SPI Format" section on page 18.




- 1. Bring CS low.
- 2. The address byte on the CDIN pin must then be 10011110 (R/W = 0).
- 3. Write to the memory address pointer, MAP. This byte points to the register to be written.
- 4. Write the desired data to the register pointed to by the MAP.
- 5. If the INCR bit (see Section 6.2.3.1) is set to 1, repeat the previous step until all the desired registers are written, then bring CS high.
- If the INCR bit is set to 0 and further SPI writes to other registers are desired, it is necessary to bring CS high, and follow the procedure detailed from step 1. If no further writes to other registers are desired, bring CS high

#### 6.2.2 SPI Read

To read from the device, use the following procedure while adhering to the values specified in "Switching Characteristics - Software Mode - SPI Format" section on page 18.

- 1. Bring  $\overline{CS}$  low.
- 2. The address byte on the CDIN pin must then be 10011111 (R/W = 1).
- 3. CDOUT pin will then output the data from the register pointed to by the MAP, which is set during the SPI write operation.
- 4. If the INCR bit (see Section 6.2.3.1) is set to 1, keep  $\overline{CS}$  low and continue providing clocks on CCLK to read from multiple consecutive registers. Bring  $\overline{CS}$  high when reading is complete.
- If the INCR bit is set to 0 and further SPI reads from other registers are desired, it is necessary to bring CS high, and follow the procedure detailed from step 1. If no further reads from other registers are desired, bring CS high.



MAP = Memory Address Pointer, 8 bits, MSB first

Figure 22. Software Mode Timing, SPI Mode



# 6.2.3 Memory Address Pointer (MAP)

The MAP byte comes after the address byte and selects the register to be read or written. Refer to Figures 20 and 21 on page 29, and Figure 22 on page 30.

# 6.2.3.1 Map Increment (INCR)

The device has MAP auto increment capability enabled by the INCR bit (the MSB) of the MAP. If INCR is set to 0, MAP will stay constant for successive I<sup>2</sup>C writes or reads and SPI writes. If INCR is set to 1, MAP will auto increment after each byte is written, allowing block reads or writes of successive registers.

# 7. REGISTER QUICK REFERENCE

Addr	Function	7	6	5	4	3	2	1	0
01h	Device ID	ID3	ID2	ID1	ID0	REV3	REV2	REV1	REV0
p 32		1	1	0	0	0	0	0	1
02h	Power Control	Freeze	Reserved	PDN_ADC	Reserved	Reserved	Reserved	PDN_DAC	PDN
p 32		0	0	0	0	0	0	0	0
03h	Mode Control	Reserved	Reserved	FM1	FM0	MCLK_ FREQ2	MCLK_ FREQ1	MCLK_ FREQ0	POPG
p 33		0	0	1	1	0	0	0	0
04h	ADC and DAC Control	ADC_HPF_ FRZ_A	ADC_HPF_ FRZ_B	DIG_ LOOPBK	DAC_DIF1	DAC_DIF0	Reserved	Reserved	ADC_DIF0
p 34		0	0	0	0	0	0	0	0
05h	Transition Control	DAC_SNGL_ VOL	DAC_SOFT	DAC_ZC	ADC_INV_ B	ADC_INV_ A	DAC_INV_ B	DAC_INV_A	DE_EMPH
p 35		0	1	1	0	0	0	0	0
06h	Mute Control	Reserved	Reserved	AUTO_ MUTE	MUTE_ ADC_CHB	MUTE_ ADC_CH A	MUTE_ POL	MUTE_DAC_ CHB	MUTE_DAC_ CHA
p 36		0	0	1	0	0	0	0	0
-	DAC Channel A Volume Control	DACA_ VOL7	DACA_ VOL6	DACA VOL5	DACA_ VOL4	DACA_ VOL3	DACA_ VOL2	DACA VOL1	DACA VOL0
p 36		0	0	0	0	0	0	0	0
	DAC Channel B Volume Control	DACB_ VOL7	DACB_ VOL6	DACB_ VOL5	DACB_ VOL4	DACB_ VOL3	DACB_ VOL2	DACB_ VOL1	DACB_ VOL0
p 37		0	0	0	0	0	0	0	0

This table shows the register and register bit names and their associated default values.



# 8. REGISTER DESCRIPTION

\*\* All registers are read/write in I<sup>2</sup>C Mode and SPI Mode, unless otherwise noted\*\*

#### 8.1 Device ID - Address 01h

7	6	5	4	3	2	1	0
ID3	ID2	ID1	ID0	REV3	REV2	REV1	REV0

Function:

This register is read only. Bits 7 through 4 are the device ID, which is 1100b (0Ch) and the remaining bits REV[3:0] are for the device revision.

### 8.2 Power Control - Address 02h

7	6	5	4	3	2	1	0
Freeze	Reserved	PDN_ADC	Reserved	Reserved	Reserved	PDN_DAC	PDN

## 8.2.1 Freeze (Bit 7)

Function:

This function allows changes to registers 05h–08h without the changes taking effect until the Freeze bit is cleared. To make multiple changes to these bits take effect simultaneously, set the Freeze bit, make all changes, then clear the Freeze bit.

## 8.2.2 PDN\_ADC (Bit 5)

Function:

The ADC portion of the device will enter a low-power state whenever this bit is set.

# 8.2.3 PDN\_DAC (Bit 1)

Function:

The DAC portion of the device enters a low-power state when this bit is set.

#### 8.2.4 Power Down (Bit 0)

Function:

The device enters a low-power state when this bit is set. The contents of all registers are retained when the device is in power-down.



#### 8.3 Mode Control - Address 03h

7	6	5	4	3	2	1	0
Reserved	Reserved	FM1	FM0	MCLK_FREQ2	MCLK_FREQ1	MCLK_FREQ0	POPG

### 8.3.1 ADC Functional Mode & Master/Slave Mode (Bits 5:4)

Function:

In Master Mode, the user must configure the CS4270 Speed Mode with these bits. In Slave Mode, the CS4270 auto-detects the speed mode.

FM1	FM0	Mode
0	0	Single-Speed Master Mode: 4 to 54 kHz sample rates
0	1	Double-Speed Master Mode: 50 to 108 kHz sample rates
1	0	Quad-Speed Master Mode: 100 to 216 kHz sample rates
1	1	Slave Mode (default)

**Table 9. Functional Mode Selection** 

# 8.3.2 Ratio Select (Bits 3:1)

#### Function:

These bits are used to select the clocking ratios. The PDN bit should be set before, and cleared after, any changes to these bits.

MCLK_FREQ2	MCLK_FREQ1	MCLK_FREQ0	Mode
0	0	0	Divide by 1 (default)
0	0	1	Divide by 1.5
0	1	0	Divide by 2
0	1	1	Divide by 3
1	0	0	Divide by 4

Table 10. MCLK Divider Configuration

# 8.3.3 Popguard Transient Control (Bit 0)

#### Function:

When set, the Popguard Transient Control allows the quiescent voltage to slowly ramp to and from AGND to the quiescent voltage during power-on or power-off when this function is set. When cleared (default), this function is disabled. See Section 5.3 for additional details about Popguard.



## 8.4 ADC and DAC Control - Address 04h

7	6	5	4	3	2	1	0
ADC_HPF_ FRZ_A	ADC_HPF_ FRZ_B	DIG_ LOOPBK	DAC_DIF1	DAC_DIF0	Reserved	Reserved	ADC_DIF0

# 8.4.1 ADC High Pass Filter Freeze for CH A (Bit 7)

Function:

When this bit is set, the internal high-pass filter DC offset value for channel A are frozen. This value is continuously subtracted from the conversion result. To recalibrate ADC channel A and obtain a new or continuous value for the system DC offset, clear this bit. See "DC Offset Calibration Using the High-Pass Filter" on page 23.

# 8.4.2 ADC High Pass Filter Freeze for CH B (Bit 6)

Function:

When this bit is set, the internal high-pass filter for channel B are frozen. The current DC offset value will be static and continuously subtracted from the conversion. To recalibrate ADC channel A and obtain a new or continuous value for the system DC offset, clear this bit. See "DC Offset Calibration Using the High-Pass Filter" on page 23.

# 8.4.3 Digital Loopback (Bit 5)

Function:

When this bit is set, an internal digital loopback from the ADC to the DAC will be enabled. See Section 5.2.5 "Internal Digital Loopback" on page 23.

# 8.4.4 DAC Digital Interface Format (Bits 4:3)

Function:

The DAC\_Digital\_Interface\_Format and the options are detailed in Table 11 and Figures 9–11.

DAC_DIF1	DAC_DIF0	Description	Format	Figure
0	0	Left Justified, up to 24-bit data (default)	0	9
0	1	I <sup>2</sup> S, up to 24-bit data	1	10
1	1	Right-Justified, 16-bit Data	2	11
1	0	Right-Justified, 24-bit Data	3	11

Table 11. DAC Digital Interface Formats

# 8.4.5 ADC Digital Interface Format (Bit 0)

Function:

The required relationship between LRCK, SCLK, and SDOUT for the ADC is defined by the ADC Digital Interface Format. The options are detailed in Table 12 and may be seen in Figures 9 and 10.

ADC_DIF	Description	Format	Figure
0	Left Justified, up to 24-bit data (default)	0	9
1	I <sup>2</sup> S, up to 24-bit data	1	10

Table 12. ADC Digital Interface Formats



## 8.5 Transition Control - Address 05h

7	6	5	4	3	2	1	0
DAC_SNGL_ VOL	DAC_SOFT	DAC_ZC	ADC_INV_ CHB	ADC_INV_ CHA	DAC_INV_ CHB	DAC_INV_ CHA	DE_EMPH

# 8.5.1 DAC Single Volume (Bit 7)

Function:

The AOUTA and AOUTB volume levels are independently controlled by the DAC Channel A & B Volume Control Registers when this bit is cleared.

The volumes on AOUTA and AOUTB are locked together and determined by the DAC Channel A Volume Control Register (07h) when this bit is set.

## 8.5.2 Soft Ramp and Zero Cross Enable (Bits 6:5)

Function:

#### Soft Ramp Enable

Soft Ramp allows level changes, both muting and attenuation, to be implemented by incrementally ramping, in 1/8 dB steps, from the current level to the new level at a rate of 1 dB per 8 left/right clock periods. See Table 13 on page 35.

#### Zero Cross Enable

Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will occur on a signal zero crossing to minimize audible artifacts. The requested level change will occur after a timeout period between 512 and 1,024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored and implemented for each channel.

#### Soft Ramp and Zero Cross Enable

Soft Ramp and Zero Cross Enable dictate that signal level changes, either by attenuation changes or muting, will occur in 1/8 dB steps and be implemented on a signal zero crossing. The 1/8 dB level change will occur after a time-out period between 512 and 1,024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored and implemented for each channel. See Table 10 on page 33.

	1		
	DAC_SOFT	DAC_ZC	Mode
Γ	0	0	Changes take effect immediately
Γ	0	1	Zero Cross enabled
Γ	1	0	Soft Ramp enabled
Γ	1	1	Soft Ramp and Zero Cross enabled (default)

 Table 13. Soft Cross or Zero Cross Mode Selection

# 8.5.3 Invert Signal Polarity (Bits 4:1)

# Function:

When set, this bit activates an inversion of the signal polarity for the appropriate channel. This is useful if a board layout error has occurred or in other situations where a 180° phase shift is desirable.



# 8.5.4 De-Emphasis Control (Bit 0)

Function:

When this bit is set, the standard 50/15  $\mu$ s digital de-emphasis filter is applied on the DAC output. Figure 14 on page 25 shows the filter response. **NOTE:** De-emphasis is available only in Single-Speed Mode.

When this bit is cleared, no de-emphasis is applied to the DAC outputs.

#### 8.6 Mute Control - Address 06h

7	6	5	4	3	2	1	0
Reserved	Reserved	AUTO_MUTE	MUTE_ADC_ CHB	MUTE_ADC_ CHA	MUTE_POL	MUTE_DAC_ CHB	MUTE_DAC_ CHA

## 8.6.1 Auto-Mute (Bit 5)

Function:

When set, enables the Auto-Mute function. Section 5.2.6 "Auto-Mute" on page 23.

## 8.6.2 ADC Channel A & B Mute (Bits 4:3)

Function:

When this bit is set, the output of the ADC for the selected channel will be muted.

#### 8.6.3 Mute Polarity (Bit 2)

Function:

The MUTEA and MUTEB pins (pins 24 and 21) are active low by default. When this bit is set, these pins are active high.

#### 8.6.4 DAC Channel A & B Mute (Bits 1:0)

Function:

When this bit is set, the output of the DAC for the selected channel will be muted.

#### 8.7 DAC Channel A Volume Control - Address 07h

7	6	5	4	3	2	1	0
DACA_							
VOL7	VOL6	VOL5	VOL4	VOL3	VOL2	VOL1	VOL0

Function:

See Section 8.8 DAC Channel B Volume Control - Address 08h.



## 8.8 DAC Channel B Volume Control - Address 08h

7	6	5	4	3	2	1	0
DACB							
VOL7	VOL6	VOL5	VOL4	VOL3	VOL2	VOL1	VOL0

Function:

The digital volume control allows the user to attenuate the signal in 0.5 dB increments from 0 to -127 dB. VOL0 activates a 0.5 dB attenuation when set, and no attenuation when cleared. VOL[7:0] activates attenuation equal to their decimal value (in dB). Example volume settings are decoded as shown in Table 14. The volume changes are implemented as dictated by the DAC\_SOFT and DAC\_ZC bits in the Transition Control register (see Section 8.5.2).

Binary Code	Volume Setting
0000000	0 dB
0000001	-0.5 dB
00101000	-20 dB
00101001	-20.5 dB
1111110	-127 dB
11111111	-127.5 dB

Table 14. Digital Volume Control



# 9. FILTER PLOTS




Figure 23. DAC Single-Speed Stopband Rejection




Figure 25. DAC Single-Speed Transition Band (detail)




Figure 27. DAC Double-Speed Stopband Rejection




Figure 24. DAC Single-Speed Transition Band




Figure 26. DAC Single-Speed Passband Ripple




Figure 28. DAC Double-Speed Transition Band






Figure 29. DAC Double-Speed Transition Band (detail)




Figure 31. DAC Quad-Speed Stopband Rejection




Figure 33. DAC Quad-Speed Transition Band (detail)




Figure 30. DAC Double-Speed Passband Ripple




Figure 32. DAC Quad-Speed Transition Band




Figure 34. DAC Quad-Speed Passband Ripple



0 - 10 -20 -30 -40 Amplitude (dB) -50 -60 -70 -80 -90 - 100 - 110 - 120 - 130 -140 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 Frequency (normalized to Fs)

Figure 35. ADC Single-Speed Stopband Rejection




Figure 37. ADC Single-Speed Transition Band (detail)




Figure 39. ADC Double-Speed Stopband Rejection




Figure 36. ADC Single-Speed Stopband (detail)




Figure 38. ADC Single-Speed Passband Ripple




Figure 40. ADC Double-Speed Stopband (detail)






Figure 41. ADC Double-Speed Transition Band (detail)




Figure 43. ADC Quad-Speed Stopband Rejection




Figure 45. ADC Quad-Speed Transition Band (detail)




Figure 42. ADC Double-Speed Passband Ripple




Figure 44. ADC Quad-Speed Stopband (detail)




Figure 46. ADC Quad-Speed Passband Ripple



# **10.PARAMETER DEFINITIONS**

#### Dynamic Range

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic Range is a signal-to-noise ratio measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is added to resulting measurement to refer the measurement to full-scale. This technique ensures that the distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307. Expressed in decibels.

#### **Total Harmonic Distortion + Noise**

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels. For ADCs, measured at -1 and -20 dBFS as suggested in AES17-1991 Annex A. For DACs, measured at 0 dB relative to full scale.

#### Frequency Response

A measure of the amplitude response variation from 10 Hz to 20 kHz relative to the amplitude response at 1 kHz. Units in decibels.

#### Interchannel Isolation

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Units in decibels.

#### Interchannel Gain Mismatch

The gain difference between left and right channels. Units in decibels.

#### **Gain Error**

The deviation from the nominal full-scale analog output for a full-scale digital input.


#### Gain Drift


The change in gain value with temperature. Units in ppm/°C.



# **11.PACKAGE DIMENSIONS**

24L TSSOP (4.4 mm BODY) PACKAGE DRAWING





		INCHES				NOTE	
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
A			0.47			1.20	
A1	0.00197	0.00394	0.00591	0.05	0.10	0.15	
A2	0.03150	0.0394	0.04137	0.80	1.00	1.05	
b	0.00748	0.00965	0.01182	0.19	0.245	0.30	2,3
D	0.30338 BSC	0.30732 BSC	0.31126 BSC	7.70 BSC	7.80 BSC	7.90 BSC	1
E	0.24822	0.25216	0.25610	6.30	6.40	6.50	
E1	0.16942	0.17336	0.17730	4.30	4.40	4.50	1
е		0.026 BSC			0.65 BSC		
L	0.01970	0.02364	0.02955	0.50	0.60	0.75	
μ	0°	4°	8°	0°	4°	8°	

#### JEDEC #: MO-153

Controlling Dimension is Millimeters.

- 1. "D" and "E1" are reference datums and do not include mold flash or protrusions, but do include mold mismatch and are measured at the parting line. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 2. Dimension "b" does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of "b" dimension at maximum material condition. Dambar intrusion shall not reduce dimension "b" by more than 0.07 mm at least material condition.
- 3. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips.

# THERMAL CHARACTERISTICS

Parameters	Symbol	Min	Тур	Max	Units
Allowable Junction Temperature		-	-	135	°C
Junction to Ambient Thermal Impedance (Note 4)					
(Multi-layer PCB) TSSOP	$\theta_{JA-M}$	-	70	-	°C/W
(Single-layer PCB) TSSOP		-	105	-	°C/W

4.  $\theta_{JA}$  is specified according to JEDEC specifications for multi-layer PCBs.



# **12.ORDERING INFORMATION**

Product	Description	Package	Pb-Free	Temp Range	Container	Order #
CS4270	24-Bit 192 kHz Stereo Audio CODEC	24 75500	YES	-10° to +70° C	Rail	CS4270-CZZ
034270	24-BIL 192 KHZ SLEIEO AUGIO CODEC	24-1330P	TE3	-10 10 +70 C	Tape & Reel	CS4270-CZZR
CDB4270	CS4270 Evaluation Board	-	-	-	-	CDB4270

# **13.REVISION HISTORY**

Release	Changes	
	<ul> <li>Deleted automotive grade content and references to grade throughout.</li> </ul>	
	<ul> <li>Formatting changes throughout.</li> </ul>	
	<ul> <li>Updated several "Pin Descriptions" on page 4.</li> </ul>	
	<ul> <li>Added "Digital I/O Pin Characteristics" on page 6.</li> </ul>	
	<ul> <li>Added decoupling cap to VLC on Typical Connection Diagram, Figure 1 on page 7.</li> </ul>	
	<ul> <li>Performance specifications updated per measured data in Section 4. "Characteristics and Specifications" on page 8:</li> </ul>	
	<ul> <li>Min Specified Operating Conditions for "DC Power Supplies:" on page 8.</li> </ul>	
	<ul> <li>Typ and Max DAC Analog Characteristics for "Total Harmonic Distortion + Noise" on page</li> </ul>	9.
	<ul> <li>Max ADC Analog Characteristics for "Total Harmonic Distortion + Noise" on page 11.</li> </ul>	
	<ul> <li>Typ ADC Analog Characteristics for "Interchannel Isolation" on page 11.</li> </ul>	
	<ul> <li>Typ and Max DC Electrical Characteristics for "Power Supply Current" on page 13.</li> </ul>	
	<ul> <li>Typ and Max DC Electrical Characteristics for "Power Consumption VA = 5 V, VD = VLC 3.3 V" on page 13.</li> </ul>	)=
	<ul> <li>Typ DC Electrical Characteristics for "FILT+ Output Impedance" on page 13.</li> </ul>	
	<ul> <li>Min Switching Characteristics - Software Mode - SPI Format for "CCLK High Time" and "CCLK Low Time" on page 18.</li> </ul>	
	<ul> <li>Added "Acknowledge Delay from SCL Falling" on page 17.</li> </ul>	
F1	<ul> <li>Added Transition Time from CCLK to CDOUT Valid (Note 21) and Time from CS rising to CDOU High-Z to "Switching Characteristics - Software Mode - SPI Format" on page 18.</li> </ul>	JT
	<ul> <li>Added CDOUT to Figure 13 on page 18.</li> </ul>	
	- Added Table 2 on page 19 and associated text in Section 5.1.1 Access to Stand-Alone Mode.	
	<ul> <li>Added Note 22 on page 20.</li> </ul>	
	<ul> <li>Updated descriptions of recommended power-up sequences in "Serial Control Port Mode" on page 21.</li> </ul>	I
	<ul> <li>Updated "Clock Ratio Selection" on page 22 (added all SCLK/LRCK ratios to the serial contro port mode table).</li> </ul>	bl
	– Updated Section 5.2.7 "DC Offset Calibration Using the High-Pass Filter" on page 23.	
	<ul> <li>Added Section 5.3 "Popguard Transient Control" on page 24.</li> </ul>	
	<ul> <li>Updated Section 5.5.1 "Input Component Values" on page 25.</li> </ul>	
	– Updated presentation of input source resistance plots (Figure 16 and Figure 17 on page 26).	
	<ul> <li>Added Section 6.2.2 SPI Read on page 30.</li> </ul>	
	<ul> <li>Updated bit names in Section 7. "Register Quick Reference" on page 31.</li> </ul>	
	<ul> <li>Updated Section 8.3.2 "Ratio Select (Bits 3:1)" on page 33.</li> </ul>	
	<ul> <li>Updated Section 8.3.3 "Popguard Transient Control (Bit 0)" on page 33.</li> </ul>	
	<ul> <li>Updated Section 8.4.1 and Section 8.4.2 on page 34.</li> </ul>	
	<ul> <li>Updated Section 8.5.4 "De-Emphasis Control (Bit 0)" on page 36.</li> </ul>	



#### **Contacting Cirrus Logic Support**

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find the one nearest to you, go to www.cirrus.com.

#### IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyright associated with the information contained herein and gives consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-ERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DE-VICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICA-TIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, the Cirrus Logic logo designs, and Popguard are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

I<sup>2</sup>C is a trademark of Philips Semiconductor.

SPI is a trademark of Motorola, Inc.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cirrus Logic: <u>CS4270-CZZ</u> <u>CS4270-CZZR</u>